The ADL5920 is an ultrawideband, bidirectional detector that simultaneously measures forward and reverse rms power levels in a signal path, along with the return loss.The forward and reverse power traveling through the integrated bidirectional bridge is measured using two 50 dB linear in dB rms detectors. The detector output voltages, available at the VRMSF and VRMSR pins, are proportional to the forward and reflected power in dBm. A third, differential, output produces a voltage proportional to the return loss (reflection coefficient) in dB, closely related to the voltage standing wave ratio (VSWR). The common-mode level of this output is externally adjustable through the VOCM pin.The primary transmission line of the bidirectional bridge, from RFIN to RFOUT (or vice versa) is dc-coupled and allows small amounts of dc bias current through the bridge. When dc-coupled to source and load, the positive and negative supply pins of the ADL5920 must be connected to +5 V and ?2.5 V, respectively (relative to the dc voltage at RFIN and RFOUT). The internal detector circuitry is also dc-coupled to the directional bridge to support measurements down to 9 kHz.The maximum input signal on each of the RF ports (RFIN and RFOOUT) is 30 dBm for open and shorted terminations and 33 dBm for a matched termination.The ADL5920 draws 160 mA from a 5 V supply and has a low power, power-down mode controlled through the PWDN/TADJS pin.The device is supplied in a 32-lead, 5 mm ? 5 mm LFCSP and is specified for ambient operating temperatures in the ?40?C to +85?C range.Multifunction pin names may be referenced by their relevant function only.Applications Industrial metering Broadband inline power and return loss measurement Transmit power control and automatic level control in wireless transmitters, signal generators, network analyzers, and wireless communications testers Condition based monitoring of system modules, cables, and connectors

DS90UB924-Q1 FPD-Link III Deserializer Evaluation Module

Evaluation Board for High-Speed Single Op Amp in the 8-Pin SOIC Package

DC1534A-D: Demo Board for the LTC2637-12 Octal 12-Bit I2C VOUT DACs with 10ppm/°C Reference.

TLV320DAC32 Evaluation Module (EVM)

Development Boards & Kits - ARM FS6507 System Basis Chip

Evaluation Board for ISL281X7 Operational Amplifiers in SOIC-8

DC1251A-B: Demo Board for LTC6601-2 - Low Power, Low Distortion, Low Power, Low Distortion, 5MHz to 27MHz, Pin Configurable Filter/ADC Driver

The HMC1035LP6GE is a low-noise, wide-band 3.3 V clock generator IC with a fractional-N Phase Locked Loop (PLL) that features an integrated Voltage Controlled Oscillator (VCO). The device provides differential clock outputs between 25 MHz and 2500 MHz range. The HMC1035LP6GE features a low noise Phase Detector (PD) and Delta-Sigma modulator, capable of operating at up to 100 MHz which permits wider loop-bandwidths and excellent spurious performance.The HMC1035LP6GE features industry leading phase noise and jitter performance, across the operating range, that enable it to improve link level jitter performance, Bit-Error-Rates (BER) and eye diagram metrics. The superior noise floor (<-162 dBc/Hz) makes the HMC1035LP6GE an ideal source for a variety of applications?such as clock references for high speed data converters, physical layer devices (PHY), serializer/deserializer (SER DES) circuits, FPGAs and processors. The HMC1035LP6GE can also be used as an LO for 10G/40G/100G optical modules and transponders, as well as primary reference clock for 10G/40G/100G line cards, and for jitter attenuation and frequency translation.The differential output of the HMC1035LP6GE can be set to either External Termination, which could be used for LVPECL operation, or Internal Termination for operation in an LVDS compatible mode or LVPECL. Additionally, an ouput swing adjustment makes the device flexible and compatible with a wide variety of signal level requirements. The output can be internally terminated to reduce component count and cost or could be terminated externally using standard LVPECL termination methods. An Output Mute function allows the user to shut off the outputs, such as may be required for board testing or debugging. The LVPECL/LVDS, amplitude select and Output Mute function are all programmed SPI serial programming.The HMC1035LP6GE is designed to select between a Power Priority or a Performance Priority mode. The Power Priority setting reduces the current consumption of the part, whereas the Performance Priority setting improves the Jitter and Phase Noise performance.The 24 bit Delta-Sigma Modulator further enhances Hittite?s Exact Frequency Mode, which enables users to generate output frequencies with 0 Hz frequency error in many applications.APPLICATIONS 10G/40G/100G Optical Modules, Transponders, Line Cards OTN and SONET /SDH Applications Data Converters, Sample Clock Generation Cellular/4G Infrastructure High Frequency Processor/FPGA Clocks Any Frequency Clock Rate Generation Low Jitter SAW Oscillator Replacement DDS Replacement Frequency Translation Frequency Margining

PHYTER® Industrial Temperature Single Port 10 100 Mbs Ethernet Physical Layer Transceiver